Computer software will be needed in addition to the mechanical, electrical, protocol and timing specifications of the FASTBUS, in order to facilitate the use of this flexible new multiprocessor and multisegment data acquisition and processing system. Software considerations have been important in the FASTBUS design, but standard subroutines and recommended algorithms will be needed as the FASTBUS comes into use. This paper summarizes current FASTBUS software projects, goals and status.
INTRODUCTION
The FASTBUS Software Working Group was created to consider the software implications of the evolving hardware standard and to develop software standards which will facilitate the use of the FASTBUS system<l>.
It also serves as a focal point for the coordination of development efforts among the various laboratories.
The major categories of this work are the development of official software standards and recommended practices, coordination of the production of shareable support software of general utility, coordination of simulation and theoretical studies, and provision of software feedback for proposed hardware designs. Work is in progress in this area at CERN, Fermilab, the University of Illinois and SLAC.
Another subject of standardization is the assignment of addresses and bits in Control/Status Register space. If uniform conventions for the assignment of these bits were not adopted, management of large systems would be very difficult to automate. Though many modules will have their own special bits with special uses, the goal is to standardize the common functions in a way which is compatible with the requirements of both software and hardware economy.
MIuch of this work has been done and is included in the current FASTBUS specifications, but additions and evolutionary changes will be needed, as well as clarification and refinement of bit definitions.
Some FASTBUS protocols also need standardization, such as the format of interrupt messages and the handling of detected transmission errors. The interrupt format is included in the current specification draft, but our understanding of error recovery is still developing.
The general principle is that erroneous data should not be considered to have been transferred, so the failed cycle can be simply repeated.
This has difficulties in the case of read cycles, since the source of the data has no way of knowing that it was badly received by the master. The solution is for the naster to stop and re-address the slave to reread the data, but this is not possible in the case of slaves which implement destructive readout, such as read-andclear, some I/O port designs, or FIFO buffers which have no associated internal address.
So far the best solution for these devices appears to require a CSR register which saves the last datum read.
Since destructive readout devices also cause difficulty in diagnosing problems in large systems, a strong argument could also be made for avoiding such designs.
A data file is needed for management of large systems, in order to keep track of the types and locations of modules, to assign names to them for use by symbolic references in programs (and Additional work is needed in several areas, especially in performance measurement.
It will be useful to be able to measure the traffic in various parts of a FASTBUS system in order to find and eliminate bottlenecks and in order to optimize the system configuration.
The information available for this purpose will probably be snapshots taken by the Snoop<2> diagnostic modules, and methods of deducing meaningful traffic estimates from this information are needed.
Other fruitful areas for study include the optimnal choice of routes and address allocation given various constraints and combinations of equipment.
SUPPORT SOFTWIARE
A package loosely referred to as the FASTBUS General System Software is a major requirement for easy use of FASTBUS. This package is built around the system description file mentioned above, providing the utilities for creation and maintenance of that database, comparing the database with the real hardware, setting up route maps for the Segment Interconnect nodules, assigning addresses and priorities, determining the broadcast message paths, and initializing the hardware.
A package with these features is nearing completion at SLAC. It is written in UCSD Pascal and runs on a small LSI/11 computer with floppy disks. This small system is capable of handling several dozen FASTBUS segments, mainly being limited by storage capacity and speed of the floppy disk drives.
Memory usage is adapted to the needs of the problem by a simulated virtual memory technique, storing as much needed data in nenory as possible and referring to disk storage only when necessary.
Though the hardware and interfaces necessary for checking the initialization algorithms are not yet available, printed simulations are being produced now.
Wiork on a System Description Language and other parts of the general system software problem is also being done at the Illinois Institute of Technology, under contract to Fermilab.
General purpose diagnostic software is another area of effort. Work is under way at the University of Illinois on the adaptation of the Camac Diagnostic Language to FASTBUS.
Several diagnostic systems based on the FORTH language and operating system are under development.
FORTH is being used at SLAC on LSI/11 systems with CAMAC at present, and a general purpose set of "words" (FORTH's analogue to the concept of "subroutine" used in other languages) is being developed to provide convenient control of the SLAC I/O Register Interface to FASTBUS. This system will be ready in time for the initial module tests, which will begin soon.
Another SLAC FORTII project is supporting the Snoop diagnostic nodule. In addition to the general FASTBUS words of the above system, the Snoop system will be multitasking and will include an interface to the FASTBUS Serial Diagnostic Network and an optional display terminal with mini-floppy drive for storage of diagnostic programs. This system is being designed to provide a convenient human interface<3> to FASTBUS, especially on the test bench or in small systems. WJith its fast logic-analyzer capabilities it will also be invaluable in troubleshooting.
The multitasking FORThI system for the display terminal is now in operation, running on a Z80, and the FORTII kernel has been written for the Snoop's 68000 processor but not tested yet.
Adaptation of CAIIAC data acquisition system software (MIulti, Supergram, etc.) to a FASTBUS environment is also being considered, particularly at Fermilab, the University of Illinois, and the University of Michigan. 
